#### (19) World Intellectual Property Organization International Bureau



# 

(43) International Publication Date 31 January 2002 (31.01.2002)

(10) International Publication Number WO 02/009153 A3

(51) International Patent Classification7:

NL-5656 AA Eindhoven (NL). HAIKO, Klepzig; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

PCT/EP01/07685 (21) International Application Number:

(74) Agent: WEBER, Helmut; Internationaal Octrooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eindhoven (NL). 4 July 2001 (04.07.2001)

(25) Filing Language:

English

H01L 23/58

(81) Designated State (national): JP.

(26) Publication Language:

(22) International Filing Date:

English

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(30) Priority Data:

21 July 2000 (21.07.2000) EP

00890228.0

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

Published:


with international search report

(72) Inventors: BERGLER, Ewald; Prof. laan 6, NL-5656 AA Eindhoven (NL). PREISHU- (88) Date of publication of the international search report: 4 September 2003

BER-PFLUEGL, Josef; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). FETZER, Reinhard; Prof. Holstlaan 6,

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF FABRICATING INTEGRATED CIRCUITS, PROVIDING IMPROVED SO-CALLED "SAW BOW" CONDUCTIVE TRACKS



(57) Abstract: An integrated circuit (6) has a semiconductor die (47) and an integrated circuit configuration (16) realized on the semiconductor die (47) and situated within bounding faces (52, 53, 54, 55) of the semiconductor die (47), in which two conductor track sections (34, 35) have been provided, which issue from the integrated circuit configuration (16) and which each extend up to a bounding face (55) and which are required for the application of a useful signal (BR1) utilized for test purposes during the fabrication of the integrated circuit (6), and in which an additional conductor track section (41) has been provided, which is disposed adjacent the two conductor track sections (34, 35) and which issues from the integrated circuit configuration (16) and extends toward a bounding surface (55) and preferably up to this bounding face (55) and which serves for the application of a spurious signal (BR2) which interferes with testing.





## INTERNATIONAL SEARCH REPORT

Inti nal Application No PCT/EP 01/07685

A. CLASSII IPC 7	FICATION OF SUBJECT MATTER HO1L23/58					
	International Patent Classification (IPC) or to both national classification	ation and IPC				
B. FIELDS		on numbers				
IPC 7	cumentation searched (classification system followed by classification HO1L	on symbols)				
Documentat	ion searched other than minimum documentation to the extent that s	uch documents are included in the fields so	earched			
Electronic da	ata base consulted during the International search (name of data bas	se and, where practical, search terms used	)			
EPO-In	ternal, PAJ, WPI Data					
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT					
Category *	Citation of document, with indication, where appropriate, of the rela	evant passages	Relevant to dalm No.			
Α	DE 42 00 586 A (PHILIPS PATENTVER 15 July 1993 (1993-07-15) cited in the application abstract figures 1,2 claims 1-6	1-6				
Α	EP 0 438 127 A (TOSHIBA MICRO ELE; TOKYO SHIBAURA ELECTRIC CO (JP)) 24 July 1991 (1991-07-24) abstract; figures 2,3 column 2, line 8 - line 27 claim 1	1-6				
X Funt	ner documents are listed in the continuation of box C.	Patent family members are listed	in annex.			
° Special ca	legories of cited documents:	"T" later document published after the inte	rnational filing date			
*A* document defining the general state of the lart which is not circly or priority date and not in conflict with the application but or priority date and not in conflict with the application but circled to understand the principle or theory underlying the						
considered to be of particular relevance  "E" earlier document but published on or after the international filling date  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to						
'L' docume	ni which may throw doubts on priority claim(s) or is cited to establish the publication date of another	involve an inventive step when the do  "Y" document of particular relevance; the c	cument is taken alone			
citation	n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an involve document is combined with one or mo	ventive step when the			
other r		ments, such combination being obvious in the art.				
	nan'the priority date claimed actual completion of the international search	*&* document member of the same patent  Date of mailing of the international sea				
	April 2003	16/04/2003				
	nalling address of the ISA	Authorized officer				
	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk					
	Tel. (+31,70) 340–2040, Tx. 31 651 epo nl,	Favre, P				

Form PCT/ISA/210 (second sheet) (July 1992)

## INTERNATIONAL SEARCH REPORT

Inte ial Application No PCT/EP 01/07685

Category* Citation of document, with indication, where appropriate, of the relevant passages  A PATENT ABSTRACTS OF JAPAN 1-6 vol. 014, no. 045 (E-0880), 26 January 1990 (1990-01-26) & JP 01 276735 A (FUJI ELECTRIC CO LTD), 7 November 1989 (1989-11-07) abstract; figure 1  A US 5 059 899 A (DUESMAN KEVIN ET AL) 1-6 22 October 1991 (1991-10-22) abstract; figures 1-3 column 2, line 8 - line 21 column 3, line 17 - line 40
A PATENT ABSTRACTS OF JAPAN vol. 014, no. 045 (E-0880), 26 January 1990 (1990-01-26) & JP 01 276735 A (FUJI ELECTRIC CO LTD), 7 November 1989 (1989-11-07) abstract; figure 1  A US 5 059 899 A (DUESMAN KEVIN ET AL) 22 October 1991 (1991-10-22) abstract; figures 1-3 column 2, line 8 - line 21 column 3, line 17 - line 40
vol. 014, no. 045 (E-0880), 26 January 1990 (1990-01-26) & JP 01 276735 A (FUJI ELECTRIC CO LTD), 7 November 1989 (1989-11-07) abstract; figure 1  A US 5 059 899 A (DUESMAN KEVIN ET AL) 22 October 1991 (1991-10-22) abstract; figures 1-3 column 2, line 8 - line 21 column 3, line 17 - line 40
22 October 1991 (1991-10-22) abstract; figures 1-3 column 2, line 8 - line 21 column 3, line 17 - line 40
claim 1

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

#### INTERNATIONAL SEARCH REPORT

Information on patent family members

Inte nal Application No PCT/EP 01/07685

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
DE 4200586	A	15-07-1993	DE	4200586 A1	15-07-1993
EP 0438127		24-07-1991	JP	2025097 C	26-02-1996
21 0100121	•	• • • • • • • • • • • • • • • • • • • •	JP	3214638 A	19-09-1991
			ĴΡ	7058725 B	21-06-1995
			DE	69105530 D1	19-01-1995
			DE	69105530 T2	04-05-1995
			EP	0438127 A2	24-07-1991
			KR	9410641 B1	24-10-1994
			US	5239191 A	24-08-1993
JP 01276735	Α	07-11-1989	NONE		
US 5059899		22-10-1991	NONE		

Form PCT/ISA/210 (patent family annex) (July 1892)